## CLAIMS

Claims 1-22 *(CANCELLED)*

23. *(CURRENTLY AMENDED)* A method for suspending operation of a pipelined data processor to reduce power consumption, comprising:

enabling a first clock signal in response to an occurrence of a first combination of respective states of one or more clock control signals;

advancing a sequence of instructions to a first portion of a pipeline subcircuit;

executing said advanced sequence of instructions with a second portion of said pipeline subcircuit subsequent to said first pipeline subcircuit portion in response to said enabled first clock signal; and

detecting an occurrence of a second combination of said respective states of said one or more clock control signals and in response thereto

interrupting said advancing of said sequence of instructions to said first pipeline subcircuit portion, followed by

completing executing of said advanced sequence of instructions which had been advanced to said first pipeline subcircuit portion prior to said interrupting of said advancing of said sequence of instructions to said first pipeline subcircuit portion, followed by

executing with said second pipeline subcircuit portion a plurality of microcode substantially unrelated to said advanced sequence of instructions in response to said enabled first clock signal, and followed further by

disabling said first clock signal.

24. *(ORIGINAL)* The method of claim 23, further comprising:

retrieving said sequence of instructions from a first portion of memory



PAGE 4/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

prior to said advancing of said sequence of instructions; and

retrieving said plurality of microcode from a second portion of said memory prior to said executing of said plurality of microcode.

25. *(ORIGINAL)* The method of claim 23, further comprising:

retrieving said sequence of instructions from a first portion of memory prior to said advancing of said sequence of instructions; and

retrieving said plurality of microcode from a second portion of said memory following said interrupting of said advancing of said sequence of instructions and prior to said executing of said plurality of microcode.

26. *(CURRENTLY AMENDED)* The method of claim 23, ~~wherein~~further comprising:

retrieving said sequence of instructions from a first memory circuit prior to said advancing of said sequence of instructions; and

retrieving said plurality of microcode from a second memory circuit prior to said executing of said plurality of microcode.

27. *(CURRENTLY AMENDED)* The method of claim 23, ~~wherein~~further comprising:

retrieving said sequence of instructions from a first memory circuit prior to said advancing of said sequence of instructions; and

retrieving said plurality of microcode from a second memory circuit following said interrupting of said advancing of said sequence of instructions and prior to said executing of said plurality of microcode.

28. *(ORIGINAL)* The method of claim 23, further comprising generating said plurality of microcode with circuitry including said pipeline



PAGE 5/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

subcircuit.

29. *(CURRENTLY AMENDED)* ~~The method of claim 23, further comprising:~~A method for suspending operation of a pipelined data processor to reduce power consumption, comprising:

enabling a first clock signal in response to an occurrence of a first combination of respective states of one or more clock control signals;

advancing a sequence of instructions to a first portion of a pipeline subcircuit;

executing said advanced sequence of instructions with a second portion of said pipeline subcircuit subsequent to said first pipeline subcircuit portion in response to said enabled first clock signal;

detecting an occurrence of a second combination of said respective states of said one or more clock control signals and in response thereto

interrupting said advancing of said sequence of instructions to said first pipeline subcircuit portion, followed by

executing with said second pipeline subcircuit portion a plurality of microcode substantially unrelated to said sequence of instructions in response to said enabled first clock signal, and followed further by

disabling said first clock signal;

generating, with said pipeline subcircuit in response to said enabled first clock signal, a plurality of data corresponding to said executing of one of said advanced sequence of instructions and plurality of microcode; and

retaining, with said pipeline subcircuit, said plurality of data in response to said disabled first clock signal.

30. *(CANCELED)*



PAGE 6/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

31. *(CURRENTLY AMENDED)* ~~The method of claim 30, further comprising:~~A method for suspending operation of a pipelined data processor to reduce power consumption, comprising:

enabling a first clock signal in response to an occurrence of a first combination of respective states of one or more clock control signals;

advancing a sequence of instructions to a first portion of a pipeline subcircuit;

executing said advanced sequence of instructions with a second portion of said pipeline subcircuit subsequent to said first pipeline subcircuit portion in response to said enabled first clock signal; and

detecting an occurrence of a second combination of said respective states of said one or more clock control signals and in response thereto

interrupting said advancing of said sequence of instructions to said first pipeline subcircuit portion, followed by

executing with said second pipeline subcircuit portion a plurality of microcode substantially unrelated to said sequence of instructions in response to said enabled first clock signal, and followed further by

disabling said first clock signal;

prior to said executing of said plurality of microcode, completing executing of one or more of said advanced sequence of instructions which had been advanced to said first pipeline subcircuit portion prior to said detection of an occurrence of said second combination of said respective states of said one or more clock control signals;

generating, with said pipeline subcircuit in response to said enabled first clock signal, a plurality of data corresponding to said executing of one of said advanced sequence of instructions and plurality of microcode; and

retaining, with said pipeline subcircuit, said plurality of data in response to said disabled first clock signal.



PAGE 7/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

32. *(CANCELED)*

33. *(ORIGINAL)* The method of claim 23, further comprising detecting another occurrence of said first combination of said respective states of said one or more clock control signals and in response thereto re-enabling said first clock signal.

34. *(ORIGINAL)* The method of claim 33, further comprising:

resuming said advancing of said sequence of instructions to said first pipeline subcircuit portion; and

resuming said executing of said advanced sequence of instructions with said second pipeline subcircuit portion in response to said re-enabled first clock signal.

35. *(ORIGINAL)* The method of claim 23, further comprising asserting a status signal indicative of said disabling of said first clock signal.

36. *(CURRENTLY AMENDED)* ~~The method of claim 35, further comprising.~~ A method for suspending operation of a pipelined data processor to reduce power consumption, comprising:

enabling a first clock signal in response to an occurrence of a first combination of respective states of one or more clock control signals;

advancing a sequence of instructions to a first portion of a pipeline subcircuit;

executing said advanced sequence of instructions with a second portion of said pipeline subcircuit subsequent to said first pipeline subcircuit portion in response to said enabled first clock signal; and



PAGE 8/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

detecting an occurrence of a second combination of said respective states of said one or more clock control signals and in response thereto

interrupting said advancing of said sequence of instructions to said first pipeline subcircuit portion, followed by

executing with said second pipeline subcircuit portion a plurality of microcode substantially unrelated to said sequence of instructions in response to said enabled first clock signal, and followed further by

disabling said first clock signal;

asserting a status signal indicative of said disabling of said first clock signal; and

following said executing of said plurality of microcode, monitoring an operating status of a coprocessor associated with said pipeline subcircuit prior to said asserting of said status signal, ~~and~~ wherein said asserting a status signal indicative of said disabling of said first clock signal comprises asserting said status signal following an indication that said coprocessor operating status is in a selected state.

37. *(CURRENTLY AMENDED)* ~~The method of claim 23, further comprising,~~ A method for suspending operation of a pipelined data processor to reduce power consumption, comprising:

enabling a first clock signal in response to an occurrence of a first combination of respective states of one or more clock control signals;

advancing a sequence of instructions to a first portion of a pipeline subcircuit;

executing said advanced sequence of instructions with a second portion of said pipeline subcircuit subsequent to said first pipeline subcircuit portion in response to said enabled first clock signal; and

detecting an occurrence of a second combination of said respective states of



PAGE 9/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

said one or more clock control signals and in response thereto

interrupting said advancing of said sequence of instructions to said first pipeline subcircuit portion, followed by

executing with said second pipeline subcircuit portion a plurality of microcode substantially unrelated to said sequence of instructions in response to said enabled first clock signal, and followed further by

disabling said first clock signal; and

following said executing of said plurality of microcode, monitoring an operating status of a coprocessor associated with said pipeline subcircuit prior to said disabling of said first clock signal, ~~and~~ wherein said disabling said first clock signal comprises disabling said first clock signal following an indication that said coprocessor operating status is in a selected state.

38. *(ORIGINAL)* The method of claim 23, further comprising:

generating a second clock signal; and

maintaining said second clock signal in an enabled state substantially independently of said disabling of said first clock signal.

39. *(CURRENTLY AMENDED)* A method for suspending operation of a pipelined data processor to reduce power consumption, comprising:

enabling a first clock signal in response to an occurrence of a first combination of respective states of one or more clock control signals;

advancing a sequence of instructions to a first portion of a pipeline subcircuit;

executing said advanced sequence of instructions with a second portion of said pipeline subcircuit subsequent to said first pipeline subcircuit portion in response to said enabled first clock signal; and

detecting an occurrence of a second combination of said respective states of



PAGE 10/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

said one or more clock control signals and in response thereto

interrupting said advancing of said sequence of instructions to said first pipeline subcircuit portion, followed by

completing executing of said advanced sequence of instructions which had been advanced to said first pipeline subcircuit portion prior to said interrupting of said advancing of said sequence of instructions to said first pipeline subcircuit portion, and

generating a plurality of address ~~data and~~ data, followed by

executing with said second pipeline subcircuit portion a plurality of microcode corresponding to said plurality of address data and substantially unrelated to said advanced sequence of instructions in response to said enabled first clock signal, and followed further by

disabling said first clock signal.

40. *(ORIGINAL)* The method of claim 39, further comprising:

retrieving said sequence of instructions from a first portion of memory prior to said advancing of said sequence of instructions; and

retrieving said plurality of microcode from a second portion of said memory prior to said executing of said plurality of microcode.

41. *(ORIGINAL)* The method of claim 39, further comprising:

retrieving said sequence of instructions from a first portion of memory prior to said advancing of said sequence of instructions; and

retrieving said plurality of microcode from a second portion of said memory following said interrupting of said advancing of said sequence of instructions and prior to said executing of said plurality of microcode.

42. *(CURRENTLY AMENDED)* The method of claim 39,



PAGE 11/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

~~wherein~~further comprising:

retrieving said sequence of instructions from a first memory circuit prior to said advancing of said sequence of instructions; and

retrieving said plurality of microcode from a second memory circuit prior to said executing of said plurality of microcode.

43. *(CURRENTLY AMENDED)* The method of claim 39, ~~wherein~~further comprising:

retrieving said sequence of instructions from a first memory circuit prior to said advancing of said sequence of instructions; and

retrieving said plurality of microcode from a second memory circuit following said interrupting of said advancing of said sequence of instructions and prior to said executing of said plurality of microcode.

44. *(ORIGINAL)* The method of claim 39, further comprising generating said plurality of microcode with circuitry including said pipeline subcircuit.

45. *(CURRENTLY AMENDED)* ~~The method of claim 39, further comprising:~~A method for suspending operation of a pipelined data processor to reduce power consumption, comprising:

enabling a first clock signal in response to an occurrence of a first combination of respective states of one or more clock control signals;

advancing a sequence of instructions to a first portion of a pipeline subcircuit;

executing said advanced sequence of instructions with a second portion of said pipeline subcircuit subsequent to said first pipeline subcircuit portion in response to said enabled first clock signal; and



PAGE 12/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

detecting an occurrence of a second combination of said respective states of said one or more clock control signals and in response thereto

interrupting said advancing of said sequence of instructions to said first pipeline subcircuit portion, followed by

generating a plurality of address data and

executing with said second pipeline subcircuit portion a plurality of microcode corresponding to said plurality of address data and substantially unrelated to said sequence of instructions in response to said enabled first clock signal, and followed further by

disabling said first clock signal;

generating, with said pipeline subcircuit in response to said enabled first clock signal, a plurality of data corresponding to said executing of one of said advanced sequence of instructions and plurality of microcode; and

retaining, with said pipeline subcircuit, said plurality of data in response to said disabled first clock signal.

46. *(CANCELED)*

47. *(CURRENTLY AMENDED)* ~~The method of claim 46, further comprising:~~A method for suspending operation of a pipelined data processor to reduce power consumption, comprising:

enabling a first clock signal in response to an occurrence of a first combination of respective states of one or more clock control signals;

advancing a sequence of instructions to a first portion of a pipeline subcircuit;

executing said advanced sequence of instructions with a second portion of said pipeline subcircuit subsequent to said first pipeline subcircuit portion in response to said enabled first clock signal; and



PAGE 13/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

detecting an occurrence of a second combination of said respective states of said one or more clock control signals and in response thereto

interrupting said advancing of said sequence of instructions to said first pipeline subcircuit portion, followed by

generating a plurality of address data and

executing with said second pipeline subcircuit portion a plurality of microcode corresponding to said plurality of address data and substantially unrelated to said sequence of instructions in response to said enabled first clock signal, and followed further by

disabling said first clock signal;

prior to said executing of said plurality of microcode, completing executing of one or more of said advanced sequence of instructions which had been advanced to said first pipeline subcircuit portion prior to said detection of an occurrence of said second combination of said respective states of said one or more clock control signals;

generating, with said pipeline subcircuit in response to said enabled first clock signal, a plurality of data corresponding to said executing of one of said advanced sequence of instructions and plurality of microcode; and

retaining, with said pipeline subcircuit, said plurality of data in response to said disabled first clock signal.

48. *(CANCELED)*

49. *(ORIGINAL)* The method of claim 39, further comprising detecting another occurrence of said first combination of said respective states of said one or more clock control signals and in response thereto re-enabling said first clock signal.



PAGE 14/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

50. *(ORIGINAL)* The method of claim 49, further comprising:

resuming said advancing of said sequence of instructions to said first pipeline subcircuit portion; and

resuming said executing of said advanced sequence of instructions with said second pipeline subcircuit portion in response to said re-enabled first clock signal.

51. *(ORIGINAL)* The method of claim 39, further comprising asserting a status signal indicative of said disabling of said first clock signal.

52. *(CURRENTLY AMENDED)* ~~The method of claim 51, further comprising,~~ A method for suspending operation of a pipelined data processor to reduce power consumption, comprising:

enabling a first clock signal in response to an occurrence of a first combination of respective states of one or more clock control signals;

advancing a sequence of instructions to a first portion of a pipeline subcircuit;

executing said advanced sequence of instructions with a second portion of said pipeline subcircuit subsequent to said first pipeline subcircuit portion in response to said enabled first clock signal; and

detecting an occurrence of a second combination of said respective states of said one or more clock control signals and in response thereto

interrupting said advancing of said sequence of instructions to said first pipeline subcircuit portion, followed by

generating a plurality of address data and

executing with said second pipeline subcircuit portion a plurality of microcode corresponding to said plurality of address data and substantially unrelated to said sequence of instructions in response to said enabled first clock



PAGE 15/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

signal, and followed further by

disabling said first clock signal;

asserting a status signal indicative of said disabling of said first clock signal; and

following said executing of said plurality of microcode, monitoring an operating status of a coprocessor associated with said pipeline subcircuit prior to said asserting of said status signal, ~~and~~ wherein said asserting a status signal indicative of said disabling of said first clock signal comprises asserting said status signal following an indication that said coprocessor operating status is in a selected state.

53. *(CURRENTLY AMENDED)* ~~The method of claim 39, further comprising,~~ A method for suspending operation of a pipelined data processor to reduce power consumption, comprising:

enabling a first clock signal in response to an occurrence of a first combination of respective states of one or more clock control signals;

advancing a sequence of instructions to a first portion of a pipeline subcircuit;

executing said advanced sequence of instructions with a second portion of said pipeline subcircuit subsequent to said first pipeline subcircuit portion in response to said enabled first clock signal; and

detecting an occurrence of a second combination of said respective states of said one or more clock control signals and in response thereto

interrupting said advancing of said sequence of instructions to said first pipeline subcircuit portion, followed by

generating a plurality of address data and

executing with said second pipeline subcircuit portion a plurality of microcode corresponding to said plurality of address data and substantially



PAGE 16/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

unrelated to said sequence of instructions in response to said enabled first clock signal, and followed further by

disabling said first clock signal; and

following said executing of said plurality of microcode, monitoring an operating status of a coprocessor associated with said pipeline subcircuit prior to said disabling of said first clock signal, ~~and~~ wherein said disabling said first clock signal comprises disabling said first clock signal following an indication that said coprocessor operating status is in a selected state.

54. *(ORIGINAL)* The method of claim 39, further comprising:

generating a second clock signal; and

maintaining said second clock signal in an enabled state substantially independently of said disabling of said first clock signal.

55. *(CURRENTLY AMENDED)* A method for suspending operation of a pipelined data processor to reduce power consumption, comprising:

enabling a first clock signal in response to an occurrence of a first combination of respective states of one or more clock control signals;

advancing a sequence of instructions to a first portion of a pipeline subcircuit;

executing said advanced sequence of instructions with a second portion of said pipeline subcircuit subsequent to said first pipeline subcircuit portion in response to said enabled first clock signal; and

detecting an occurrence of a second combination of said respective states of said one or more clock control signals and in response thereto

interrupting said advancing of said sequence of instructions to said first pipeline subcircuit portion, followed by

completing executing of said advanced sequence of instructions



PAGE 17/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

which had been advanced to said first pipeline subcircuit portion prior to said interrupting of said advancing of said sequence of instructions to said first pipeline subcircuit portion,

generating a plurality of address data, and

addressing said first pipeline subcircuit portion with said plurality of address data and in response thereto generating a plurality of microcode substantially unrelated to said advanced sequence of ~~instructions, and~~ instructions, followed by

executing said plurality of microcode with said second pipeline subcircuit portion in response to said enabled first clock signal, and followed further by

disabling said first clock signal.

56. *(ORIGINAL)* The method of claim 55, further comprising:

retrieving said sequence of instructions from a first portion of memory prior to said advancing of said sequence of instructions; and

retrieving said plurality of microcode from a second portion of said memory prior to said executing of said plurality of microcode.

57. *(ORIGINAL)* The method of claim 55, further comprising:

retrieving said sequence of instructions from a first portion of memory prior to said advancing of said sequence of instructions; and

retrieving said plurality of microcode from a second portion of said memory following said interrupting of said advancing of said sequence of instructions and prior to said executing of said plurality of microcode.

58. *(CURRENTLY AMENDED)* The method of claim 55, ~~wherein~~ further comprising:



PAGE 18/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

retrieving said sequence of instructions from a first memory circuit prior to said advancing of said sequence of instructions; and

retrieving said plurality of microcode from a second memory circuit prior to said executing of said plurality of microcode.

59. *(CURRENTLY AMENDED)* The method of claim 55, ~~wherein~~further comprising:

retrieving said sequence of instructions from a first memory circuit prior to said advancing of said sequence of instructions; and

retrieving said plurality of microcode from a second memory circuit following said interrupting of said advancing of said sequence of instructions and prior to said executing of said plurality of microcode.

60. *(CURRENTLY AMENDED)* ~~The method of claim 55, further comprising:~~A method for suspending operation of a pipelined data processor to reduce power consumption, comprising:

enabling a first clock signal in response to an occurrence of a first combination of respective states of one or more clock control signals;

advancing a sequence of instructions to a first portion of a pipeline subcircuit;

executing said advanced sequence of instructions with a second portion of said pipeline subcircuit subsequent to said first pipeline subcircuit portion in response to said enabled first clock signal; and

detecting an occurrence of a second combination of said respective states of said one or more clock control signals and in response thereto

interrupting said advancing of said sequence of instructions to said first pipeline subcircuit portion, followed by

generating a plurality of address data,



PAGE 19/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

addressing said first pipeline subcircuit portion with said plurality of address data and in response thereto generating a plurality of microcode substantially unrelated to said sequence of instructions, and

executing said plurality of microcode with said second pipeline subcircuit portion in response to said enabled first clock signal, and followed further by

disabling said first clock signal;

generating, with said pipeline subcircuit in response to said enabled first clock signal, a plurality of data corresponding to said executing of one of said advanced sequence of instructions and plurality of microcode; and

retaining, with said pipeline subcircuit, said plurality of data in response to said disabled first clock signal.

61. *(CANCELED)*

62. *(CURRENTLY AMENDED)* ~~The method of claim 61, further comprising:~~A method for suspending operation of a pipelined data processor to reduce power consumption, comprising:

enabling a first clock signal in response to an occurrence of a first combination of respective states of one or more clock control signals;

advancing a sequence of instructions to a first portion of a pipeline subcircuit;

executing said advanced sequence of instructions with a second portion of said pipeline subcircuit subsequent to said first pipeline subcircuit portion in response to said enabled first clock signal; and

detecting an occurrence of a second combination of said respective states of said one or more clock control signals and in response thereto

interrupting said advancing of said sequence of instructions to said



PAGE 20/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

first pipeline subcircuit portion, followed by

generating a plurality of address data,

addressing said first pipeline subcircuit portion with said plurality of address data and in response thereto generating a plurality of microcode substantially unrelated to said sequence of instructions, and

executing said plurality of microcode with said second pipeline subcircuit portion in response to said enabled first clock signal, and followed further by

disabling said first clock signal;

prior to said executing of said plurality of microcode, completing executing of one or more of said advanced sequence of instructions which had been advanced to said first pipeline subcircuit portion prior to said detection of an occurrence of said second combination of said respective states of said one or more clock control signals;

generating, with said pipeline subcircuit in response to said enabled first clock signal, a plurality of data corresponding to said executing of one of said advanced sequence of instructions and plurality of microcode; and

retaining, with said pipeline subcircuit, said plurality of data in response to said disabled first clock signal.

63. *(CANCELED)*

64. *(ORIGINAL)* The method of claim 55, further comprising detecting another occurrence of said first combination of said respective states of said one or more clock control signals and in response thereto re-enabling said first clock signal.

65. *(ORIGINAL)* The method of claim 64, further comprising:



PAGE 21/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

resuming said advancing of said sequence of instructions to said first pipeline subcircuit portion; and

resuming said executing of said advanced sequence of instructions with said second pipeline subcircuit portion in response to said re-enabled first clock signal.

66. *(ORIGINAL)* The method of claim 55, further comprising asserting a status signal indicative of said disabling of said first clock signal.

67. *(CURRENTLY AMENDED)* ~~The method of claim 66, further comprising,~~ A method for suspending operation of a pipelined data processor to reduce power consumption, comprising:

enabling a first clock signal in response to an occurrence of a first combination of respective states of one or more clock control signals;

advancing a sequence of instructions to a first portion of a pipeline subcircuit;

executing said advanced sequence of instructions with a second portion of said pipeline subcircuit subsequent to said first pipeline subcircuit portion in response to said enabled first clock signal; and

detecting an occurrence of a second combination of said respective states of said one or more clock control signals and in response thereto

interrupting said advancing of said sequence of instructions to said first pipeline subcircuit portion, followed by

generating a plurality of address data,

addressing said first pipeline subcircuit portion with said plurality of address data and in response thereto generating a plurality of microcode substantially unrelated to said sequence of instructions, and

executing said plurality of microcode with said second pipeline



PAGE 22/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

subcircuit portion in response to said enabled first clock signal, and followed further by

disabling said first clock signal;

asserting a status signal indicative of said disabling of said first clock signal; and

following said executing of said plurality of microcode, monitoring an operating status of a coprocessor associated with said pipeline subcircuit prior to said asserting of said status signal, ~~and~~ wherein said asserting a status signal indicative of said disabling of said first clock signal comprises asserting said status signal following an indication that said coprocessor operating status is in a selected state.

68. *(CURRENTLY AMENDED)* ~~The method of claim 55, further comprising,~~ A method for suspending operation of a pipelined data processor to reduce power consumption, comprising:

enabling a first clock signal in response to an occurrence of a first combination of respective states of one or more clock control signals;

advancing a sequence of instructions to a first portion of a pipeline subcircuit;

executing said advanced sequence of instructions with a second portion of said pipeline subcircuit subsequent to said first pipeline subcircuit portion in response to said enabled first clock signal; and

detecting an occurrence of a second combination of said respective states of said one or more clock control signals and in response thereto

interrupting said advancing of said sequence of instructions to said first pipeline subcircuit portion, followed by

generating a plurality of address data,

addressing said first pipeline subcircuit portion with said plurality



PAGE 23/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18

of address data and in response thereto generating a plurality of microcode substantially unrelated to said sequence of instructions, and

executing said plurality of microcode with said second pipeline subcircuit portion in response to said enabled first clock signal, and followed further by

disabling said first clock signal; and

following said executing of said plurality of microcode, monitoring an operating status of a coprocessor associated with said pipeline subcircuit prior to said disabling of said first clock signal, ~~and~~ wherein said disabling said first clock signal comprises disabling said first clock signal following an indication that said coprocessor operating status is in a selected state.

69. *(ORIGINAL)* The method of claim 55, further comprising:

generating a second clock signal; and

maintaining said second clock signal in an enabled state substantially independently of said disabling of said first clock signal.



PAGE 24/28 * RCVD AT 10/7/2005 5:37:24 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/24 * DNIS:2738300 * CSID:3126095005 * DURATION (mm-ss):06-18